TABLE OF CONTENTS

CHAIRMAN'S INTRODUCTION vii

PROGRAMME CHAIRMAN'S INTRODUCTION ix

PROGRAMME COMMITTEE xi

REVIEWERS xi

SESSION CHAIRPERSONS xii

K1: OPENING AND KEYNOTE SESSION 1
Chairman: Lutz Richter

Oberon: A system for workstations
Niklaus Wirth 3

K2: KEYNOTE SESSION 9
Chairman: Stephen Winter

Communications strategies in international banking
Hubert Huschke 11

K3: KEYNOTE SESSION 15
Chairman: Harald Schumny

Microprogramming, microprocessing and supercomputing
Joseph A. Fisher 17

A1: MICROELECTRONICS: The VLSI-/370 Microprocessor I 21
Chairman: Helmut Painke

VLSI-/370 microprocessor overview
H. Painke 23

VLSI-/370 microprocessor chip technology
H. Schettler 29

The logic design language and verification environment for the VLSI-/370
W. Roesner 35

Logic synthesis in the design of the VLSI-/370 microprocessor
B. Kick 43

A2: SOFTWARE ENGINEERING: System Aspects 49
Chairman: John Mølgaard

Automated code generation of embedded real-time systems
A. Auer, P. Kemppainen, A. Okkonen and V. Seppänen 51

Two language levels for system programming
M. Ancona, A. Clematis and V. Gianuzzi 57

Behavioral testing of multilevel system software
F. Distante and D. Sciuto 63

A3: PARALLEL PROCESSING: Operating Systems and Environments I 71
Chairman: Stephen Winter

Practical multiprocessor and realtime programming in the Fifth programming environment
F. Mayer-Lindenberg 73

Structure of a parallelizing compiler for the B-HIVE multicomputer
D.P. Agrawal, J. Mauney and L. Taylor Simpson 79

LINDA: An allocator for embedded multiprocessor systems
M. Ancona, T. Bottino, A. Clematis, G. Dodero, V. Gianuzzi, L. Pareto, M. Pronzato and A. Repetti 85

A4: PARALLEL PROCESSING: Networks 93
Chairman: L. Mezzalira

Use of local-area networks as alternating sequential-parallel systems
Y. Wallach and E. Yaprak 95

Specific data structure intended for the implementation of high level ISO standards: Associated algorithms and dedicated hardware
M. Dang, C. Diot, I. Sabouni and L. Sponga 103

Automatic protocol generation based on X.409 specifications
P.M.J. Hellemans and H.J.M. Decuypere 111

A5: SHORT NOTES I 121
Chairman: Harald Schumny

B1: MICROELECTRONICS: The VLSI-/370 Microprocessor II 123
Chairman: Hulmut Painke

Timing verification for the VLSI-/370 microprocessor
S. Heinkele 125

Hierarchical physical design system for VLSI-/370 microprocessor
U. Schulz 131

Verification of the VLSI-/370 microprocessor
H. Gerst 137

B2: SOFTWARE ENGINEERING: Environments 147
Chairman: Hubert Decuypere

An animated simulation environment for microprocessors
E. Dirkx and J. Tiberghien 149

Menu and graphic driven human interfaces for high level debuggers
T. Bemmerl, N. Erl and O. Hansen 153

PCTE - The kernel of software engineering environments
M. Verrall 161

B3: PARALLEL PROCESSING: Operating Systems and Environments II 167
Chairman: Stephen Winter

Issues in the design and implementation of a distributed operating system for a network of transputers
K.A. Murray and A.J. Wellings 169

Software development in server-oriented systems: The HERMIX approach
H. Moons and P. Verbaeten 179

Design of the HERMIX distributed operating system: Structural aspects
Y. Berbers and P. Verbaeten 187

B4: PARALLEL PROCESSING: Simulation 195
Chairman: Cees van Spronsen

SARA : A processor interconnection performance analysis tool 197
P. Navaux, P. Fernandes and M. Tazza

Protocol description and simulation in the OCCAM programming language
G. Van der Jeugt, E. Dirkx and J. Tiberghien 205

B5: SHORT NOTES II 209
Chairman: Harald Schumny

C1: MICROELECTRONICS: Specification & Verification 211
Chairman: Paolo Prinetto

A behavioural simulator and its use for the validation of hypercube architectures
F. Curatelli, G.M. Bisio, G. Borghero and E. Di Zitti 213

A language environment for ASIC design
R. Raud 219

Designing digital systems with a function language
J.A. De Man 227

CMOS fault modeling, test generation and design for testability
C. Matthäus, B. Krüger-Sprengel, C. Glowacz, U. Hübner and H.T. Vierhaus 233

C2: SOFTWARE ENGINEERING: Object-Oriented Approach 239
Chairman: Mike Papazoglou

DEOS - A dynamically extendible object-oriented system
S.T. Krolak and V. Antipa 241

Enhancing intermodel transformations in a distributed object oriented database system
L. Marinos and M.P. Papazoglou 249

Concurrent, object-oriented program design in real-time systems
K.W. Plessmann and L. Tassakos 257

Petri net semantics of Smalltalk-80
D.N. Christodoulakis 267

C3: PARALLEL PROCESSING: Transputers I 273
Chairman: Jacques Tiberghien

Transputer network with flexible topology
P. Knoppers, A.J. van de Goor, O.M. Gunhildsbu and P. Stravers 275

Performance studies of multi-transputer architectures with static and dynamic links
P.K. Das and D.Q.M. Fay 281

A multi-transputer-net as a hardware simulation environment
W. Hahn, H. Anger, A. Hagerer and B. Schuster 291

A transputer-based accelerator for multilevel digital simulation
F.J. Rammig, M. Schrewe and G. Vorloeper 299

C4: APPLICATIONS: Image and Speech Processing 307
Chairman: Ferenc Vajda

A computer architecture for real time image processing using VLSI
A.D. Houghton and N.L. Seed 309

Implementation of an intelligent SAR image registration system
P. Fernin, S.C. Winter, D.R. Wilson and H. Reignier 315

Speech synthesis system with unlimited vocabulary for the Dutch language
A.J. van de Goor and G.J. Nanninga 325

C5: SHORT NOTES III 335
Chairman: Harald Schumny

D1: MICROELECTRONICS: VLSI Design Tools I 337
Chairman: Reiner Hartenstein

Logic Synthesis with constraints
A. Fox, C.T. Spracklen and C.P. Jolly 339

Let's design asynchronous VLSI systems
Z. Peng 347

Evaluation of complexity for different layouts of butterfly networks
A. Antola 353

D2: SOFTWARE ENGINEERING: Formal Methods I 361
Chairman: Jozef de Man

CADL - a formal description language for parallel computer architectures
I. Eichenseher, T. Ungerer and E. Zehender 363

Formal specification and verification of microprocessor systems
J.J. Joyce 371

Design of real-time systems - A method and a tool
B.G. Pedersen 379

D3: PARALLEL PROCESSING: Transputers II 387
Chairman: Jacques Tiberghien

The implementation of a functional machine on a transputer network
O. Boudillet, S.C. Winter and D.R. Wilson 389

Simple transformation rules in the application of transputers to the physiological processing of speech
K. Adamson, G. Donnan and N.D. Black 397

Transputer based implementations of the Hough transform for computer vision
M.B. Sandler and S. Eghtesadi 403

D4: APPLICATIONS: Sensors and Robotics 409
Chairman: J. Billingsley

A rotating laser range finder and attached data interpretation for use in an autonomous mobile robot
R. Hinkel, T. Knieriemen and E. von Puttkamer 411

Stochastic force sensing application in robotics
B.L. Luk, F. Naghdy and J. Billingsley 419

A model based recognition system for tactile data
H. Guiheux, C. Mardapittas, D.R. Wilson and S.C. Winter 425

D5: COMPUTER MUSIC I 433
Chairman: Jan Wilmink

Music processing at L.I.M.
G. Haus 435

The Computer Audio Research Laboratory at the Center for Music Experiment and Related Research
F. Terenzi 443

E1: MICROELECTRONICS: VLSI Design Tools II 447
Chairman: Reiner Hartenstein

Real-time structured analysis in system level design of embedded ASICs
T. Juntunen, J. Kivelä, A. Reinikka, M. Sipola, J-P. Soininen, K. Tiensyrjä and T. Tikkanen 449

Software techniques for integrating text and graphics in VLSI CAD tools
T. Saeter 455

Error retracing and fault localization techniques within SIMUEVA, a system for evaluation of simulation results
R. Buschke and K. Lagemann 461

E2: SOFTWARE ENGINEERING: Formal Methods II 469
Chairman: Jozef De Man

A Petri net based compiler for the prototyping language RELOS
V. Gruhn and M. Hallmann 471

Formal conversion between LOTOS specification and GALILEO nets
G. León and S. Marchena 483

On the analysis of OCCAM real-time distributed computations
H. Zedan 491

E3: PARALLEL PROCESSING: Multiprocessors 501
Chairman: Malcolm Taylor

The video-ram multiprocessor architecture
R.D. Hersch, F. Maddaleno, C. Nicks and M. Bürki 503

Specification of a communication virtual processor for parallel processing systems
V.C. Barbosa and F.M.G. França 511

The communication processor of TUMULT-64
G.J.M. Smit and P.G. Jansen 519

E4: APPLICATIONS: Computation 525
Chairman: Cesario Cianci

A system for estimation of numerical stability for matrix operations in systolic arrays
R. Rauscher, P. Kückendahl and M. Payer 527

A comparison of programming paradigms for the parallel computation of Racah coefficients: an application of transputers to computational atomic physics
N.S. Scott, L.C. Waring, P. Milligan, D. Crookes, P.L. Kilpatrick and P.J. Morrow 535

Optimizing cache parameters using CAE workstations
T. Bemmerl and T. Bonk 541

E5: COMPUTER MUSIC II 547
Chairman: Jan Wilmink

Using a micro to automate data acquisition in music publishing
A.T. Clarke, B.M. Brown and M.P. Thorne 549

Bradford musical instrument simulator and workstation
P.J. Comerford and B.M. Eaglestone 555

F1: MICROELECTRONICS: Processor Architecture I 563
Chairman: Daniel Tabak

A mechanism for reducing the cost of branches in RISC architectures
A. González, J.M. Llabería and J. Cortadella 565

Designing a branch target buffer for executing branches with zero time cost in a RISC processor
J. Cortadella and T. Jové 573

The architecture of RIG: a RISC for image generation in a multi-microprocessor environment
M.L. Anido, D.J. Allerton and E.J. Zaluska 581

BRISC: a RISC biprocessor architecture dedicated to power applications
A. Dumont, E. Gilson and C. Trullemans 589

F2: PARALLEL PROCESSING: Function-directed and Neural Architectures 597
Chairman: Rüdiger Brause

DDC: Delta Driven Computer, and uSyC: Microprogrammable Symbolic Coprocessor
R. Gonzalez-Rubio and M. Couprie 599

Parallel backtracking Prolog engine
M. De Blasi, A. Gentile, G. Lopez and A. Franco 607

A controlled reduction model of functional programs on a distributed associative network
N. Devesa, G. Goncalves, M.-P. Lecouffe and B. Toursel 613

Parallel neural network simulation using sparse matrix techniques
J. Cook and J. Gilbert 621

F3: PARALLEL PROCESSING: Array Processors I 627
Chairman: Fausto Distante

Fault-tolerant hexagonal arithmetic array processors
V. Piuri 629

Design and implementation of a VLSI serial multiplier for fixed point numbers with self-checking capability
L. Breveglieri 637

A VLSI systolic architecture for fuzzy clustering
E.L. Zapata, R. Doallo, F.F. Rivera and M.A. Ismail 647

High speed data searching with a processor array
S.F. Reddaway and R.M.R. Page 655

F4: APPLICATIONS: Real Time Systems 661
Chairman: Jukka-Karjalainen

Declarative programming of the embedded control systems based on or-ed dataflow operational principle
H. Kurmann, B. Lent and R. Marti 663

A multiprocessor architecture for robot arm control
A. Katbab 673

An application of Petri-nets in the control system of the FTC
M. Jockovič 681

Parallel administration of events in real-time systems
W.A. Halang 687

G1: MICROELECTRONICS: Processor Architectures II 693
Chairman: Daniel Tabak

Issues in CPU-coprocessor communication and synchronization
V.G. Oklobdzija 695

A language coprocessor as an HLL directed architecture
E.H. Debaere 701

Integrating an on-chip MMU into a highly pipelined architecture
E.J. Cohen, R.A. Marko and J. Levy 709

G2: PARALLEL PROCESSING: Fault Tolerance I 715
Chairman: Mario Dal Cin

Design of a bus-monitor for real-time applications
N. Kanopoulos and P. Marinos 717

Diagnosability of system faults with propagation under asymmetric invalidation
K. Huang 723

Multiple fault diagnosis for interconnection networks for distributed systems
J. Tyszer 731

G3: PARALLEL PROCESSING: Array Processors II 735
Chairman: Fausto Distante

A VLSI implementation of polymorphic-torus architecture
M. Maresca and H. Li 737

A vectorized superminicomputer: VAX-11/780 with vector processing
J. Shi-Yao, Z. Shuan and Y. Shi-Sheng 743

An associative string processor architecture for parallel processing applications
A. Krikelis and R.M. Lea 747

G4: APPLICATIONS: Education I 755
Chairman: Friedrich Winkelhage

OCCAM - The language for educating future parallel programmes?
A. Chalmers 757

A software training environment for electronic engineers using UNIX, Modula-2 and a local area network
M. Collier 761

Closing the semantic gap
P. Loewenstein and A. Fox 767

H1: MICROELECTRONICS: Fault Tolerance and Reliability 773
Chairman: Roberto Negrini

Transient fault recovery assessment in 8 and 16 bit microprocessor based controllers in embedded systems
G.A.S. Wingate and C. Preece 775

Concurrent checking of program flow using single-chip microcomputers
J. Sosnowski 783

H2: PARALLEL PROCESSING: Fault Tolerance II 791
Chairman: Mario Dal Cin

State space modelling in the design of robust software for distributed systems: A case study
G.F. Carpenter 793

The design of distributed, software fault tolerant, real-time systems incorporating decision mechanisms
D.J. Holding, M.R. Hill and G.F. Carpenter 801

H3: PARALLEL PROCESSING: Concurrent Program Design 807
Chairman: Rüdiger Brause

PC-RIMST - A tool for validating concurrent program designs
A. Valmari 809

Parallel parsing in a multiprocessor environment
P. Brezány 819

H4: APPLICATIONS: Education II 827
Chairman: Friedrich Winkelhage

Computer systems for real-time process control and supervision - A framework for education based on a systems engineering approach
U. Sandberg and T. Cegrell 829

Real-time systems education in computer science at Manchester University
R.N. Zobel 835

SESSION CHAIRPERSONS' ADDRESSES 841

AUTHORS' ADDRESSES 843

SUBJECT INDEX 851

AUTHOR INDEX 857